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A Process for Inline Minority Carrier Lifetime
Monitoring for the Furnace Performing
Denuded Zone Formation
Yung-Hsien Wu, Chun-Yao Wang, Chih-Ming Chang, Chia-Ming Kuo, and Alex Ku
Abstract—The fluctuation in the minority carrier lifetime
(MCLT) measurement is observed when monitoring the metal
contamination for the furnace performing denuded zone for-
mation, and the mechanism responsible for this phenomenon
is examined in this paper. Among various possible causes, the
oxygen precipitates are found to be the main contributor for this
MCLT fluctuation because the amount of oxygen precipitates after
denuded zone formation is strongly related to the initial oxygen
concentration in the wafer and this makes the MCLT value liable
to be affected even for tiny initial oxygen difference. A gate oxide
recipe is suggested to be adopted for MCLT monitoring in furnace
performing denuded zone formation to circumvent the problem.
For the gate oxide recipe, not only is the monitoring result stable
but it is feasible to produce MCLT test wafers with real products
without sacrificing tool productivity.
Index Terms—Denuded zone, gate oxide, metal contamination,
minority carrier lifetime (MCLT), oxygen precipitates.
I. INTRODUCTION
A S THE feature size of devices continues to shrink,the need to monitor trace metal contaminations for
each process tool becomes increasingly important in order
to avoid the degradation of gate oxide integrity, deteriora-
tion of junction leakage, shorting of conductor lines, and
several other electrical defects. For furnace processes, the
tube-cleaning process based on chlorine-containing vapor
(TCA: 1,1,1-Trichloroethane/TLC Trans: 1, 2-Dichloroethene)
is commonly employed to prevent the metal contamination of
quartz ware surfaces. In addition, the introduction of chlorine
into the process also facilitates the alleviation of metal con-
tamination levels. A furnace equipped with a new cleaning
system employing an electric field protection mechanism to
lower ionic contamination has also been demonstrated [1].
Regardless of the technique employed to reduce contamination,
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the use of a monitoring system is critical as well because an
inappropriate monitoring method could trigger false alarms
and increase tool downtime, thereby decreasing productivity.
In a mass-production fab, the metal contamination monitoring
systems for furnaces typically comprises several analytical
techniques such as deep level transient spectroscopy (DLTS),
vapor phase decomposition atomic absorption spectroscopy
(VPD-AAS), total reflection X-ray fluorescence (TXRF), mi-
nority carrier lifetime (MCLT), and corona oxide silicon (COS)
characterization system [2]. Each technique possesses its own
specific advantages and limitations and the routine monitoring
of the furnace performance using these techniques provides
protection against metal contamination. MCLT, featured with
fast and convenient analysis, is a useful and commonly adopted
inline method to monitor the presence of metallic contami-
nants in bulk Si. One limitation of the MCLT measurements
is that they require surface passivation to reflect the bulk
lifetime accurately; fortunately, this is especially suitable for
furnace-growing high-temperature oxide since the high-quality
oxide can provide good passivation [3]. For dry and wet oxide
furnaces, the monitor wafers for MCLT measurements are
prepared in the same batch with real products and the lifetime
specifications for each process can be determined from their
correlation with the DLTS data. In fact, there exists a strong
correlation between these lifetimes and the DLTS data [4] since
both metrology tools could reflect the bulk metal contamina-
tion. For most oxidation processes, the monitor wafers exhibit a
stable lifetime and any abnormality can be detected easily once
the lifetime deviates from its stable value. However, the thermal
process used in growing pad oxide and forming a denuded zone
suffers from serious lifetime fluctuations, which make it dif-
ficult for the MCLT measurement to monitor contaminations.
In this paper, the mechanism of such lifetime fluctuations is
discussed and a more appropriate process for furnaces used for
forming a denuded zone is proposed to stabilize the lifetime
monitoring results, thereby avoiding the triggering of false
alarms that could be detrimental to the tool’s productivity.
II. EXPERIMENT
In this paper, we used boron-doped 7–10 cm, 8-in
CZ-grown monitor wafers with oxygen and carbon contents
less than 7 10 (obtained from the ASTM method F 1188-93)
and 2 10 atoms cm , respectively. After performing the
standard wafer cleaning procedure, the monitor wafers were
oxidized in furnaces to grow dry and wet oxide thermally under
different temperatures and post-oxidation annealing conditions.
0894-6507/$25.00 © 2008 IEEE
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TABLE I
PROCESS CONDITIONS FOR VARIOUS FURNACE RECIPES
The main process conditions for various furnace recipes are
summarized in Table I. Note that in each recipe, before carrying
out the oxidation process, the furnace was cleaned with TLC to
reduce the effect of extrinsic metal contamination on lifetime
fluctuation. The first three recipes are currently used in the fab
for different purposes. Note that recipe 3 includes the growth
of a thin oxide accompanied by the formation of a high-tem-
perature denuded zone and suffers from significant lifetime
fluctuations. This thin oxide is usually used as a pad oxide in
the initial stage of the process; it reduces the stress between
the Si substrate and the subsequently deposited nitride film and
enhances the adhesion between these two layers. To perform a
high temperature process such as recipe 3, the furnace equipped
with an SiC (silicon carbide) boat and tube was employed.
Based on recipe 3, recipes 4–7 were designed with different an-
nealing time and temperatures to investigate the mechanism of
lifetime fluctuation. For each recipe, we performed ten batches
with three test wafers (located at the top, center, and bottom of
the vertical furnace) per batch to obtain the more objective re-
sults for the evaluation of MCLT stability. It should be noticed
that for recipes 3-7 only the process times for dry oxidation are
listed in Table I. In fact, the process duration at 900 C includes
a preoxidation temperature stabilization step, pure oxidation,
and post-oxidation annealing step which is 50 minutes in total.
In addition to the test wafers, dummy wafers were also used in
each batch to suppress the turbulence of oxidizing gases and
consequently ensure the formation of an oxide film with better
and uniform quality. This is essential to reduce the lifetime
fluctuations resulting from the difference in interface trap
density ( ) and surface lifetime [5]. After unloading the test
wafers from the furnace, the thickness of the oxide film was
measured, and the wafer uniformity was confirmed to be less
than 2%. Then, we performed the lifetime mappings by using
the microwave photoconductivity decay measurement tech-
nique (MCLT analyzer). This technique employs a laser pulse
to generate electron-hole pairs at a depth of several microns
of the front side of the wafer. As the minority carriers diffuse
further into the substrate, the decrease in carrier concentration
can be determined as a function of time by measuring the mi-
crowave reflection, which directly reflects the minority-carrier
recombination lifetime [6]. The laser excitation wavelength
was set to 905 nm and a microwave generator with a frequency
of 10 GHz was used for the measurements. The spot size of the
laser was 1 mm . The correlation between the MCLT value and
Fig. 1. MCLT data collected from ten batches for (a) recipe 1, (b) recipe 2, and
(c) recipe 3 and inset is corresponding statistic MCLT data.
the bulk metal concentration was also obtained by the additional
DLTS analysis after the MCLT measurement. Transmission
electron microscopy (TEM) was adopted to characterize the
structural defects for the wafers with denuded zone formation.
In addition, the wafers from each condition were also analyzed
using a noncontact COS characterization system to verify the
quality of oxide, especially the interfacial quality, to gain a
better understanding of its impact on lifetime fluctuation.
III. RESULTS AND DISCUSSION
Fig. 1(a)–(c) presents the MCLT data collected from ten
batches for recipes 1–3, and the inset shows the statistical
MCLT data for each recipe. It can be clearly observed that the
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Fig. 2. Correlation between MCLT value and iron concentration obtained from
DLTS analysis.
MCLT data for recipe 1 and recipe 2 are quite stable, while
that for recipe 3 fluctuates significantly. The slightly higher
MCLT for recipe 1 as compared to that of recipe 2 is attributed
to the minimized Si/SiO interface roughness [7], [8] and
the reduced compressive stress within the strained structural
transition layer [9]–[12] that results in superior interface quality
and subsequently reduces the surface recombination velocity
due to steam oxide. The fluctuant MCLT data from recipe
3 is highly undesired because if the MCLT falls below the
specified threshold (for example, 180 s, specified based on
the correlation between the MCLT value and the DLTS-charac-
terized metal concentration), the furnace would be shut down.
Subsequently, the engineers would have to confirm the validity
of the contamination by quantifying the bulk metal concen-
tration through the DLTS analysis and performing additional
test runs to verify the MCLT data. The analysis of bulk metal
concentration by the DLTS is relatively expensive and slow,
and conducting the additional test runs would also lower the
tool’s productivity; thus, both these tasks increase the cost of
products. In fact, the failure rate (the ratio of the number of
wafers with MCLT s to the total number of test wafers)
for recipe 3 is 13.33%, while that for the other recipes is 0%.
After the MCLT measurement, wafers from recipe 3 were
all sent for DLTS analysis to clarify the correlation between
the MCLT value and the bulk iron concentration, and Fig. 2
demonstrates the result. The strong correlation between these
two analyses is consistent with that reported in literature [4].
Iron is selected because it appears primarily in the form of Fe–B
pairs in Si after the slow cool-down step of the furnace process,
and the acceptor level of the Fe–B pair located at 0.29 eV below
conduction band is a very effective recombination center [13].
Although four wafers with MCLT less than 180 s can be found
in Fig. 2, only one wafer really suffered from iron contamina-
tion higher than 1.0 10 atoms cm which is the tolerable
limit for our products. On the other hand, three other wafers
(solid symbol in Fig. 2) reveal significant deviation from the
normal correlation, which indicates the relatively low iron con-
tamination. This result proves that the low MCLT obtained for
recipe 3 does not necessarily correspond to high metal contam-
ination and is not a good recipe for the effective monitoring of
Fig. 3. MCLT mapping for wafer with (a) high and (b) low MCLT value.
a high-temperature process since there exist other nonmetal re-
combination centers that make it difficult to clarify whether the
wafer is contaminated. The surface recombination centers are
first precluded to be the nonmetal recombination centers since
the surface conditions for all test wafers under the same recipe
are considered to be the same; thus, the surface itself is not the
main contributor to the fluctuations in MCLT data. The results
of the COS analysis of wafers from recipe 3 reveal that the av-
erage interface trap density ranged from 4 10 to 7 10
(eV cm ). These stable interface trap density data for all
test wafers confirm that the interface conditions are not respon-
sible for MCLT fluctuations. The relatively low MCLT data
may be attributed to the formation of oxidation-induced stacking
faults (OISF), which are additional atomic planes inserted into
the lattice generated by the release of a high concentration of
Si interstitials and constituting extended defects during thermal
oxidation. These OISF defects are efficient recombination cen-
ters and could lead to the low MCLT data. To verify this in-
ference, the MCLT mapping for wafers with high ( 300 s)
and low ( 150 s) MCLT values were examined and the ob-
tained results are shown in Fig. 3(a) and (b), respectively. Nei-
ther location-dependent signature nor concentric rings could be
observed in the MCLT mapping; this implies that the OISF de-
fects are not the primary MCLT detractors [14]. To confirm
that the OISF is not the primary MCLT detractor for recipe
3, an optical microscope was used to examine the wafer after
Wright etching and no OISFs were observed. In fact, it is well
established that among oxygen precipitates, dislocation loops,
stacking faults, and point defects associated with Si self-inter-
stitials, oxygen precipitates are the primary sources of lifetime
degradation during the oxygen precipitation process [15]. It has
been observed that the amount of precipitated oxygen is pro-
portional to the eighth power of the initial oxygen concentra-
tion [16]. This implies that even a tiny difference in the ini-
tial oxygen concentrations would result in a substantial varia-
tion in oxygen precipitations and subsequently lead to severe
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Fig. 4. Statistic MCLT data obtained from ten batches for recipes 3-7.
MCLT fluctuations for different wafers. Therefore, oxygen pre-
cipitates are conjectured to be the most possible contributors to
MCLT fluctuations in this paper. To certify this surmise, recipes
with different annealing time (recipes 4–5) and temperatures
(recipes 6–7) than that of recipe 3 were analyzed. This is be-
cause if the MCLT fluctuations were dominantly determined by
the oxygen precipitation, then the different degrees of MCLT
fluctuations would be observed through these recipes since the
lower annealing temperatures and longer annealing durations
would offer more favorable conditions for the oxygen precip-
itation [5], [15], [17]. Through a well-known annealing temper-
ature and time dependence of the behavior of oxygen precip-
itation, the conjectured mechanism is therefore verified. Fig. 4
presents the MCLT statistical data for recipes 3–7 obtained from
the ten batches. It is apparent that in terms of standard devia-
tion, the phenomenon of MCLT fluctuation aggravates with the
decrease in the annealing temperature and increase in the an-
nealing duration, which is consistent with the assumption that
the MCLT fluctuations, can be attributed to oxygen precipitation
defects. Note that the MCLT map shown in Fig. 3(b) does not ex-
hibit any sort of central symmetry, which is generally observed
in wafers with oxygen precipitates; further, both oxygen precip-
itates and few metal contaminations may explain the absence of
central symmetry in this map. However, we cannot ignore the
fact that after recipe 4, most of the oxygen had already precip-
itated; thus, longer treatments such as those in recipes 3 and 5
would not make any difference with respect to precipitation. To
verify the role of oxygen precipitates as the primary contribu-
tors to the MCLT fluctuations in recipes 4–5, the variations in the
amount of precipitation for various thermal treatments were an-
alyzed by Fourier transform infrared (FTIR), since the infrared
absorption at wavenumber 1107 cm would decrease with the
occurrence of precipitation. The difference between the inter-
stitial oxygen concentrations before and after the thermal treat-
Fig. 5. MCLT data collected from ten batches for recipe 3 with test wafers
limited to one vendor and specific shipment period.
ment of the wafers can be regarded as an indicator of the amount
of oxygen precipitation. To confirm the amount of oxygen pre-
cipitation after different thermal treatments, three wafers with
initial interstitial oxygen concentrations of 6.60 10 6.75
10 atom cm were used in recipes 3–5. After treatment, the
interstitial oxygen concentrations obtained for recipes 3, 4, and
5 were 5.78 10 , 6.25 10 , and 5.48 10 atom cm ,
respectively. This data reveals that under these process condi-
tions, the formation of oxygen precipitates progresses with the
increase in the annealing time. Further, this data also explains
the worse standard deviation in the MCLT data for recipe 5 as
compared to recipe 4. In fact, Fig. 5 shows that when the test
wafers are sourced from only one vendor for a specific ship-
ment period (with initial oxygen concentration in the range of
6.62 10 6.85 10 atom cm , confirmed by FTIR),
the MCLT data fluctuations for recipe 3 was moderately im-
proved in terms of the smaller standard deviation because of the
strictly controlled initial oxygen concentrations. From the infer-
ence discussed above, it can be summarized that since the
penetration depth of the laser with the wavelength of 905 nm
in silicon is around 30 m for the MCLT measurement, the ex-
cess carriers will be initially generated within 30 m and then
diffuse into the reverse side of the wafers. Therefore, the mea-
sured lifetimes reflect the silicon crystallinity up to a depth of
a few hundred microns, which is much larger than the denuded
zone depth. The denuded zone depth for recipes 3-6 is character-
ized to be 11.8, 10.7, 13.2, and 17.3 m, respectively. Under the
denuded zone, several types of defects, particularly oxygen pre-
cipitates, become available for intrinsic gettering. These serve as
the stronger lifetime killers than contamination by heavy metals.
Therefore, the metal contamination of furnaces performing de-
nuded zone formation cannot be detected correctly by MCLT
measurement.
To circumvent this problem, a recipe that allows for MCLT
monitoring should be used for the furnaces performing denuded
zone formation. Such process recipes would need to fulfill two
requirements: 1) the capability to demonstrate the stable moni-
toring results and could also reflect the actual process condition
and 2) the appropriateness to produce MCLT test wafers with
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TABLE II
INITIAL OXYGEN CONCENTRATION FOR CZ AND FZ WAFERS AND CORRESPONDING DIFFERENCES
IN OXYGEN CONCENTRATION AFTER DIFFERENT THERMAL TREATMENT
Fig. 6. MCLT data collected from ten batches for gate oxide recipe.
real products in the same batch. The latter requirement is rather
important, especially for mass-production fabs since conducting
another test run to produce MCLT test wafers would reduce the
tool’s productivity. After the assessment of the cleanliness re-
quirements of various furnace processes, it is found that gate
oxide recipe (similar to recipe 2) for certain products is also
suitable to be run in furnaces performing denuded zone forma-
tion since denuded zone formation is the initial process step and
there is no mutual contamination of the processed products. The
other reason to adopt a gate oxide recipe lies in the fact that it
is performed at the lower temperature with a shorter duration
than that of the denudation recipe in which the process condi-
tion could effectively retard the formation of oxygen precipi-
tates. Once the probability to form oxygen precipitates can be
reduced, the concern of the variation in initial oxygen concentra-
tion for the CZ monitor wafers can be alleviated and a more re-
liable MCLT measurement result without interfering by oxygen
precipitates can be expected. It is the major reason that the recipe
with oxygen precipitates formation is given up, even though
oxygen precipitates themselves are served as the intrinsic get-
tering sites. Fig. 6 shows the statistical MCLT data for gate
oxide recipe employed in furnaces performing denuded zone
formation; the concentrated distribution and the smaller stan-
dard deviation shown in the figure proves the eligibility of this
recipe for MCLT monitoring. In fact, to investigate how the
oxygen precipitates affect the MCLT value and its stability, we
have conducted a series of experiments for two types of mon-
itor wafers including CZ and FZ wafers on denudation and gate
oxide recipes. Additionally, these experiments proceeded in the
Fig. 7. Dependence of monitor wafer type on MCLT stability for (a) denudation
recipe and (b) gate oxide recipe.
same furnace in consecutive runs to minimize the difference in
metal contamination. The initial oxygen concentration for CZ
and FZ wafers is summarized in the Table II. The differences
in oxygen concentration after thermal treatment were also dis-
closed in the table. It is an indicator of the amount of oxygen pre-
cipitates, which is evidenced by the TEM-characterized average
density of oxygen precipitates presented in the same table. From
the data shown in Table II, we confirm that a gate oxide recipe
could tolerate larger variation in initial oxygen concentration of
CZ-type monitor wafers by preventing it from generating pre-
cipitates; consequently, it demonstrates the more stable MCLT
data. The impact of the type of monitor wafer on the MCLT
value and its deviation for denudation and gate oxide recipe is,
respectively, shown in Fig. 7(a) and (b). It is obvious that due
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to the lower initial oxygen concentration and the smaller varia-
tion in oxygen concentration for FZ wafers, it demonstrates the
higher MCLT value with the smaller standard deviation which is
consistent with the inference that the large fluctuation in oxygen
precipitate is the main contributor for the unstable MCLT value.
In addition, the dependence of the MCLT stability on the mon-
itor wafer type becomes insignificant for a gate oxide recipe.
This result suggests that a gate oxide recipe is appropriate for
MCLT monitoring since it is less sensitive to the variation of
initial oxygen concentration of the monitor wafers. Although
the adoption of FZ wafers would be an alternative to prevent
the large variation in MCLT value, such monitor wafers are not
generally adopted in the mass-production fab because of the in-
creased management complexity of such wafers and the prohib-
itively high cost (three to four times more expensive than CZ
wafers), especially for the coming years since the wafer cost is
increasingly rising.
It is worth noting that besides iron, copper is the other major
metal contamination that may be produced from the SiC-related
hardware [18], which is used for furnace-performing a denuded
zone in this paper. For the copper contamination in Si substrate,
the substitutional copper and the related defects act as the effi-
cient recombination centers and significantly degrade the MCLT
value [19]. Therefore, the MCLT value could also reflect the
copper contamination, especially for the n-type substrates [20].
After confirming that oxygen precipitates are the main contrib-
utor to the fluctuant MCLT value, it can be deduced that the cor-
relation between the MCLT value and the copper concentration
would be similar to that of Fig. 2 (some data deviate from the
normal correlation), provided oxygen precipitates exist. There-
fore, although metal contamination for a denudation recipe is
not limited to iron, the impact of oxygen precipitates on the
monitoring of other metal contamination by the MCLT tech-
nique is quite similar and only iron concentration characterized
by DLTS in Fig. 2 is adequate to show that the denudation recipe
is inappropriate for the MCLT measurement.
The primary source of metal contamination in high-temper-
ature processes could be the wafer surface, cross-contamina-
tion resulting from the direct contact with furnace hardware,
and metal contaminants transported via gas phase from hard-
ware components. This metal contamination becomes more se-
rious as the process temperature rises [21]. Thus, one concern
posed by the usage of this monitoring method is that the 900 C
oxidation temperature considered for the contamination mon-
itoring could ignore the contamination induced at higher tem-
peratures. In order to realize a reliable contamination moni-
toring system, it is of paramount importance to faithfully re-
flect the contaminations for the actual process conditions. On
the other hand, for the process of denuded zone formation, the
main concern posed by the metal contamination is the degrada-
tion of the minority carrier lifetime and the subsequent increase
in junction leakage that could impair the retention and power
consumption performance of dynamic random access memories
(DRAMs) and logic products, respectively. For most operation
temperature ranges (65 C C) for DRAM and central
processing unit (CPU), the junction leakage is dominantly de-
termined by generation current (due to carrier generation in the
space charge region) which is inversely proportional to minority
carrier lifetime. To minimize the risk that the monitoring system
conducted at lower process temperature (in this paper, 900 C
for the gate oxide recipe) would underestimate the metal con-
tamination occurred at high process temperature (1050 C for
denudation recipe), one could set the secure minimum MCLT
value for the lower temperature process by the following proce-
dure. Firstly, set the maximum allowable junction leakage for
a specific product by the analysis of the electrical character-
istics. Besides the junction leakage, the adoption of the max-
imum allowable metal concentration for specific metal may be
another choice. However, there exist many harmful metal con-
taminations and each metal corresponds to a respective max-
imum allowable metal concentration for a specific process flow.
Since its final impact on junction leakage is what we concern
most, the setting of the maximum allowable junction leakage
is suggested. Secondly, the minimum required MCLT value for
a 1050 C process can be obtained by the long-term correla-
tion between the MCLT value and the corresponding junction
leakage. Finally, the secure minimum MCLT value for 900 C
process can be achieved through the correlation of MCLT values
between these two process temperatures in consecutive test runs
for which the contamination condition can be kept consistent in
a furnace. Because less metal contamination is induced at lower
temperatures, a higher minimum MCLT value is expected for
the lower temperature process. Any metal contamination that
would introduce the active recombination centers will adversely
affect the minority carrier life performance and therefore can be
alarmed by this system. Since the correlation between the junc-
tion leakage and the MCLT value or the correlation between the
MCLT from different process temperatures may be subject to
change due to various initial conditions of monitor wafers and
furnaces, the long-term observation is beneficial to set an ap-
propriate value. An even more secure scheme is to take a more
aggressive allowable junction leakage by considering the char-
acteristics of a specific product. Although one could use the
final junction leakage of the product as the criterion to monitor
the cleanliness of the furnace, the duration between the stage
of junction leakage measurement and the initial denuded zone
formation is about one month for a DRAM product. The long
duration implies that the final junction leakage cannot instantly
reflect the furnace cleanliness, and therefore we have to adopt
the technique that has the capability to monitor the inline condi-
tion of the furnace, such as the MCLT technique. According to
the procedure for setting the minimum MCLT value, the min-
imum allowable value is 185 s for a gate oxide recipe for a
DDR2 (Double Data Rate 2) DRAM product. Once the min-
imum MCLT value is set, the comparison of the standard devia-
tions has been validated by the Process Capability Index (Cpk),
which is a widely used index in a mass-production fab for sta-
tistical process control. This index measures how close the data
are to the target and how consistent the data are to around the
average performance. The larger value means better control of
the process. The comparison of Cpk values for different denuda-
tion recipes and the proposed gate oxide recipe are summarized
in Table III. Apparently, Cpk for the gate oxide recipe is larger
than the others. It indicates the superior process control for a
gate oxide recipe, and therefore it is more appropriate for the
inline process monitor recipe.
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TABLE III
COMPARISON OF CPK VALUES FOR DIFFERENT DENUDATION RECIPES
AND PROPOSED GATE OXIDE RECIPE
In addition, because the formation of a gate oxide is one of the
most important processes in device fabrication, the permissible
levels of metal contamination for this process are very stringent
to eliminate the degradation in gate oxide integrity. Since the
monitor wafers for the denudation process were prepared by the
gate oxide recipe in this paper, besides MCLT measurement, the
monitor wafers also underwent COS analysis with the same cri-
teria of the acceptable electrical properties (total oxide charge,
leakage, and interface trap density) as the gate oxide process.
Hence, under such stringent requirements for metal contami-
nation control, a strong and reliable monitoring system is built
even if it is conducted at the temperature lower than the actual
process. In fact, from our long-term data from this monitoring
method, it shows that this method is practically feasible since
it indeed has the capability to monitor metal contamination for
DRAM products without causing negative consequences (false
alarms) in manufacturing and device reliability. Most impor-
tantly, no costly FZ monitor wafers are required. This indicates
that the gate oxide recipe with an operational temperature of
900 C is suitable for monitoring the metal contamination in
furnaces performing denuded zone formation. Modifying the
thermal cycle of the original recipe by eliminating the low tem-
perature step would be another effective approach to control the
variations in oxygen precipitates, thereby stabilizing the MCLT
measurement since this elimination would achieve the reduc-
tion in the nucleation of the oxygen precipitates. However, it
may also reduce the number of nuclei required for the precip-
itation and internal gettering, which is critical to suppress the
impurities from the active device regions. To alter the oxygen
precipitation induced by the process performing denuded zone
formation, we should also consider the immunity of each device
integrated in the circuit to the impurity. In fact, the implemen-
tation of such a recipe in a fab to improve just the efficiency of
impurity monitoring would require a considerable effort, so no
mass-production fab would employ such a modified recipe only
for monitoring purposes since no actual product can be run by
the modified recipe; this would inevitably reduce tool uptime.
The most appropriate manner in which the MCLT monitoring
problem can be solved is to establish a recipe that can sustain
production while maintaining the capability of monitoring the
impurity conditions in the furnace, as we have suggested in this
paper.
IV. CONCLUSION
The fluctuations in MCLT monitoring data for the furnaces
performing denuded zone formation are observed and the
mechanism responsible for this phenomenon is investigated. It
is found that the generation of the oxygen precipitation defects
in the high-temperature and long-duration annealing process
are the major causes of the MCLT fluctuations since the amount
of oxygen precipitation defects is strongly correlated to the
initial oxygen concentration in the test wafer. To solve the
problem intrinsic to the recipe for denuded zone formation,
a gate oxide recipe for certain products is suggested for con-
ducting the MCLT test in such furnaces, since it exhibits fairly
stable monitoring results. Most importantly, the furnaces are
sufficiently clean and the MCLT test wafers can be produced
along with real products in the same batch, which is essential
for maintaining a high tool uptime in fabs.
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